

Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6

## 4/5

30	2	8	26	24	22	20	18	16	14	12	10	8	6	4	7 2	0		
Opc	I	R	Res	Nxt	Src Dest Port			Cos	J	SE	Crc	P	O Len					
ode	p		erv	cell														
			ed					l					İ					
30	28		26	24	22	20	18	16	14	12	10	8	6	4	2	0		
Rese	Reserved			Reserved							Bc/Mc Portbitmap							
30	28		26	24	22	20	18	16	14	12	10	8	6	4	2	0		
U	Res			Untagged Portbitmap / Src Port Number (bit05)														
30	28		26	24	22	20	18	16	14	12	10	8	6	4	2	0		
	CPU Opcodes										TimeStamp							

Fig. 7

30	28	26	24	22	20	18	16	14	12	10	8	6	4	2	0
	Opcode			Dest Port / Destination Dev Id			Src Port			DataLen			E EC ode	Cos	C
							Ad	dress	-l						
							Γ	Data							

Fig. 8

ļai.




Fig. 9